

COMPAL CONFIDENTIAL

MODEL NAME : FDX50
PCB NO : LA-J171P
BOM P/N : 431AK131L01~431AK131L31
GPIO MAP: EC- X11_CML_U_CSLP GPIO
map Rev0.6_20190725
PCH- X11_CMLH_GPIO map
Rev0.3_20190729

Rialto 15
Comet Lake H
REV : 1.0(A00)
2020.8.26

EMI@, ESD@ , RF@ : EMI/ESD/RF Component
@EMI@,@ESD@,@RF@ : EMI/ESD/RF Nonpop Component
CONN@ : Connector
XDP@ : XDP Component (pop them until ST)
DS3@ : Deep sleep support
NDS3@ : Non-Deep sleep Support
@NDS3@: Non-Deep sleep Nonpop Component
RTD3@ : TBT RTD3 Support
NRTD3@ : Non TBT RTD3 support
eSPI@ : eSPI interface
JUMP@: PJP Component
@JUMP@: PJP Nopop Component
@ : Nopop Component

Security Classification				Compal Secret Data				DELL CONFIDENTIAL/PROPRIETARY					
Issued Date		2016/01/01		Deciphered Date		2017/01/01		Title		Compal Electronics, Inc.			
								Cover					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev	
								Custom		LA-J171P		1.0	
Date:		Wednesday, August 26, 2020				Sheet		1		of 104			



POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	ALWAYS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	ON	OFF	OFF
S4 (Suspend to DISK) / M1	LOW	LOW	HIGH	LOW	ON	OFF	OFF
S5 (SOFT OFF) / M1	LOW	LOW	LOW	LOW	ON	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF

PM TABLE

State \ power plane	+PWR_SRC +5V_ALW +3.3V_ALW +3.3V_ALW2 +3.3V_ALW_DSW +3.3V_ALW_PCH +3.3V_RTC_LDO +1.8V_ALW +1.0V_PRIM +1.8V_PRIM	+3.3V_SUS +1.2V_MEM +2.5V_MEM +1.0V_VCCST	+5V_RUN +3.3V_RUN +1.2V_RUN +3.3V_DGFF +5V_DGFF +DGFF_PWR_SRC +0.675V_DDR_VTT	(M-OFF) +VCC_CORE +VCC_GT +VCC_IO +VCC_SA +1.0V_VCCSTG +1.8V_RUN
S0	ON	ON	ON	ON
S3	ON	ON	OFF	OFF
S5 S4/AC	ON	OFF	OFF	OFF
S5 S4/AC don't exist	ON	OFF	OFF	OFF

USB3.0	DESTINATION
Port 1	JUSB1
Port 2	M.2 Slot-2 (WWAN/LTE)
Port 3	JUSB2
Port 4	NA
Port 5	NA
Port 6	NA

SATA	DESTINATION
SATA 0B	NA
SATA 1A	Slot-3 SSD
SATA 2	NA
SATA 3	NA
SATA 4	Slot-4 SSD
SATA 5	NA

PCH	USB2 PORT#	DESTINATION
	1	JUSB1
	2	JUSB2
	3	NA
	4	Cypress PD
	5	Cypress PD
	6	NA
	7	FP IN PWR_BTN
	8	M.2 Slot-2 (WWAN/LTE)
	9	NA
	10	USH
	11	Camera
	12	NA
	13	NA
	14	M.2 Slot-1 (BT)

USH	0	BIO
	1	NA


Thickness=1.6mm+/-.10% FR4 Tg150 GA-150LL	DK	DF	delay time	Stack up	3/5 new requirement	Thickness
Soldermask	3.7	0.03		Soldermask		0.5
L1 TOP	3.7	0.0389	152.8	0.5oz + Plating	0.5oz + Plating	1.55
L2 Sig/Gnd/VCC				PP 1086	1oz	2.55
L3 IN1	3.7	0.0394	164.5	3mil core		3
L4 Sig/Gnd/VCC	3.8	0.0383		0.5oz	0.5oz	0.65
L5 IN2	3.7	0.0394	164.2	3mil core		3
L6 Sig/Gnd/VCC	3.8	0.0383		0.5oz	0.5oz	0.65
L7 Sig	3.7	0.0394		PP 2116	1oz	4.1
L8 Sig	4	0.0389	165	PP7628 HRC	1oz	1.3
L9 Sig/Gnd/VCC	3.7	0.0394		core	1oz	3
L10 IN3	3.8	0.0383	164.2	PP 2116	1oz	1.3
L11 Sig/Gnd/VCC	3.7	0.0394		PP 2116	1oz	3
L12 IN4	3.8	0.0383	164.5	PP 2116HR	0.5oz	0.65
L13 Sig/Gnd/VCC	3.7	0.0394		3mil core		3
L14 Bottom	3.7	0.0389	152.8	PP 1086	0.5oz + Plating	1.55
Soldermask	3.7	0.03		Soldermask		0.5
						63.82
						1.62

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	USB3.1 Gen1 #7	USB3.1 Gen1 #8	USB3.1 Gen1 #9	USB3.1 Gen1 #10	PCle* #5	PCle* #6	PCle* #7	PCle* #8	PCle* #9	PCle* #10	PCle* #11	PCle* #12	PCle* #13	PCle* #14	PCle* #15	PCle* #16	PCle* #17	PCle* #18	PCle* #19	PCle* #20	PCle* #21	PCle* #22	PCle* #23	PCle* #24
							PCle* #1		PCle* #2	PCle* #3								SATA 1a	SATA 0b							SATA 7				
																				SATA 1b	SATA 2	SATA 3	SATA 4	SATA 5	SATA 6					
Intel® RST Support							No Support					No Support			Yes			No Support			Yes			Yes						


PCI EXPRESS	DESTINATION
PORT 1~4	TBT-Titan Ridge
PORT 5	10/100/1G LOM
PORT 6	MMI(Card Reader)
PORT 7	M.2 Slot-1 (WLAN/CNVi)
PORT 8	M.2 Slot-2 (WWAN/LTE)
PORT9~12	Slot-3 SSD 2280/ Optane
PORT13~16	NA
PORT17~20	Slot-4 SSD 2280/ Optane
PORT21~24	Slot-5 PCIE ONLY 2280

Security Classification	Compal Secret Data			DELL CONFIDENTIAL/PROPRIETARY	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List	
				Size Custom	Rev 1.0
				Document Number	LA-1171P
				Date: Wednesday, August 26, 2020	Sheet 3 of 104

Timing Diagram for S5 to S0 mode



PEG_CRX_GTX_P[0..15] << PEG_CRX_GTX_N[0..15] <27>
PEG_CRX_GTX_N[0..15] << PEG_CRX_GTX_N[0..15] <27>
PEG_CTX_C_GRX_P[0..15] >>> PEG_CTX_C_GRX_P[0..15] <27>
PEG_CTX_C_GRX_N[0..15] >>> PEG_CTX_C_GRX_N[0..15] <27>



<15> DMI_CRX_PTX_P0 >>> DMI_CRX_PTX_P0 D8
<15> DMI_CRX_PTX_N0 >>> DMI_CRX_PTX_N0 E8
<15> DMI_CRX_PTX_P1 >>> DMI_CRX_PTX_P1 E6
<15> DMI_CRX_PTX_N1 >>> DMI_CRX_PTX_N1 F6
<15> DMI_CRX_PTX_P2 >>> DMI_CRX_PTX_P2 D5
<15> DMI_CRX_PTX_N2 >>> DMI_CRX_PTX_N2 E5
<15> DMI_CRX_PTX_P3 >>> DMI_CRX_PTX_P3 J8
<15> DMI_CRX_PTX_N3 >>> DMI_CRX_PTX_N3 J9


UC1C

PEG_RXP_0 PEG_TXP_0 B25 PEG_CTX_GRX_P15 CC34 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P15
PEG_RXN_0 PEG_TXN_0 A25 PEG_CTX_GRX_N15 CC35 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N15
PEG_RXP_1 PEG_TXP_1 B24 PEG_CTX_GRX_P14 CC36 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P14
PEG_RXN_1 PEG_TXN_1 C24 PEG_CTX_GRX_N14 CC37 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N14
PEG_RXP_2 PEG_TXP_2 B23 PEG_CTX_GRX_P13 CC38 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P13
PEG_RXN_2 PEG_TXN_2 A23 PEG_CTX_GRX_N13 CC39 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N13
PEG_RXP_3 PEG_TXP_3 B22 PEG_CTX_GRX_P12 CC40 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P12
PEG_RXN_3 PEG_TXN_3 C22 PEG_CTX_GRX_N12 CC41 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N12
PEG_RXP_4 PEG_TXP_4 B21 PEG_CTX_GRX_P11 CC42 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P11
PEG_RXN_4 PEG_TXN_4 A21 PEG_CTX_GRX_N11 CC43 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N11
PEG_RXP_5 PEG_TXP_5 B20 PEG_CTX_GRX_P10 CC44 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P10
PEG_RXN_5 PEG_TXN_5 C20 PEG_CTX_GRX_N10 CC45 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N10
PEG_RXP_6 PEG_TXP_6 B19 PEG_CTX_GRX_P9 CC46 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P9
PEG_RXN_6 PEG_TXN_6 A19 PEG_CTX_GRX_N9 CC47 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N9
PEG_RXP_7 PEG_TXP_7 B18 PEG_CTX_GRX_P8 CC48 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P8
PEG_RXN_7 PEG_TXN_7 C18 PEG_CTX_GRX_N8 CC49 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N8
PEG_RXP_8 PEG_TXP_8 A17 PEG_CTX_GRX_P7 CC50 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P7
PEG_RXN_8 PEG_TXN_8 B17 PEG_CTX_GRX_N7 CC51 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N7
PEG_RXP_9 PEG_TXP_9 C16 PEG_CTX_GRX_P6 CC52 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P6
PEG_RXN_9 PEG_TXN_9 B16 PEG_CTX_GRX_N6 CC53 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N6
PEG_RXP_10 PEG_TXP_10 A15 PEG_CTX_GRX_P5 CC54 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P5
PEG_RXN_10 PEG_TXN_10 B15 PEG_CTX_GRX_N5 CC55 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N5
PEG_RXP_11 PEG_TXP_11 C14 PEG_CTX_GRX_P4 CC56 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P4
PEG_RXN_11 PEG_TXN_11 B14 PEG_CTX_GRX_N4 CC57 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N4
PEG_RXP_12 PEG_TXP_12 A13 PEG_CTX_GRX_P3 CC58 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P3
PEG_RXN_12 PEG_TXN_12 B13 PEG_CTX_GRX_N3 CC59 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N3
PEG_RXP_13 PEG_TXP_13 C12 PEG_CTX_GRX_P2 CC60 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P2
PEG_RXN_13 PEG_TXN_13 B12 PEG_CTX_GRX_N2 CC61 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N2
PEG_RXP_14 PEG_TXP_14 A11 PEG_CTX_GRX_P1 CC62 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P1
PEG_RXN_14 PEG_TXN_14 B11 PEG_CTX_GRX_N1 CC63 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N1
PEG_RXP_15 PEG_TXP_15 C10 PEG_CTX_GRX_P0 CC64 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_P0
PEG_RXN_15 PEG_TXN_15 B10 PEG_CTX_GRX_N0 CC65 1 2 0.22U 0201 25V6K PEG_CTX_C_GRX_N0


G2 PEG_RCOMP

DMI_RXP_0 DMI_TXP_0 B8 DMI_CTX_PRX_P0 >>> DMI_CTX_PRX_P0 <15>
DMI_RXN_0 DMI_TXN_0 A8 DMI_CTX_PRX_N0 >>> DMI_CTX_PRX_N0 <15>
DMI_RXP_1 DMI_TXP_1 C6 DMI_CTX_PRX_P1 >>> DMI_CTX_PRX_P1 <15>
DMI_RXN_1 DMI_TXN_1 B6 DMI_CTX_PRX_N1 >>> DMI_CTX_PRX_N1 <15>
DMI_RXP_2 DMI_TXP_2 B5 DMI_CTX_PRX_P2 >>> DMI_CTX_PRX_P2 <15>
DMI_RXN_2 DMI_TXN_2 A5 DMI_CTX_PRX_N2 >>> DMI_CTX_PRX_N2 <15>
DMI_RXP_3 DMI_TXP_3 D4 DMI_CTX_PRX_P3 >>> DMI_CTX_PRX_P3 <15>
DMI_RXN_3 DMI_TXN_3 B4 DMI_CTX_PRX_N3 >>> DMI_CTX_PRX_N3 <15>


CML-H_BGA1440
3 OF 13



<23.24> DDR_A_D[0..63] <<>




<23.24> DDR_A_CB[0..7] <<>




CML-H_BGA1440

DDR CHANNEL A

<25.26> DDR_B_D[0..63] <<>



<25.26> DDR_B_CB[0..7] <<>







CML-H_BGA1440

DDR CHANNEL B



Trace width=12-15 mils
Spacings=20mil
Max length= 500 mils.



UC1F			AK4		
A10	VSS_1	VSS_82	AL10		
A12	VSS_2	VSS_83	AL12		
A16	VSS_3	VSS_84	AL14		
A18	VSS_4	VSS_85	AL33		
A20	VSS_5	VSS_86	AL34		
A22	VSS_6	VSS_87	AL4		
A26	VSS_7	VSS_88	AL7		
A28	VSS_8	VSS_89	AL8		
A30	VSS_9	VSS_90	AL9		
A6	VSS_10	VSS_91	AM1		
A9	VSS_11	VSS_92	AM12		
AA12	VSS_12	VSS_93	AM2		
AA29	VSS_13	VSS_94	AM3		
AA30	VSS_14	VSS_95	AM37		
AB33	VSS_15	VSS_96	AM38		
AB34	VSS_16	VSS_97	AM4		
AB6	VSS_17	VSS_98	AM5		
AC1	VSS_18	VSS_99	AN12		
AC12	VSS_19	VSS_100	AN29		
AC2	VSS_20	VSS_101	AN30		
AC3	VSS_21	VSS_102	AN5		
AC37	VSS_22	VSS_103	AN6		
AC38	VSS_23	VSS_104	AP10		
AC4	VSS_24	VSS_105	AP11		
AC5	VSS_25	VSS_106	AP12		
AC6	VSS_26	VSS_107	AP33		
AD10	VSS_27	VSS_108	AP34		
AD11	VSS_28	VSS_109	AP8		
AD12	VSS_29	VSS_110	AP9		
AD29	VSS_30	VSS_111	AR1		
AD30	VSS_31	VSS_112	AR13		
AD6	VSS_32	VSS_113	AR14		
AD8	VSS_33	VSS_114	AR2		
AD9	VSS_34	VSS_115	AR29		
AE33	VSS_35	VSS_116	AR3		
AE34	VSS_36	VSS_117	AR30		
AE6	VSS_37	VSS_118	AR31		
AF1	VSS_38	VSS_119	AR32		
AF12	VSS_39	VSS_120	AR33		
AF13	VSS_40	VSS_121	AR34		
AF14	VSS_41	VSS_122	AR35		
AF2	VSS_42	VSS_123	AR36		
AF3	VSS_43	VSS_124	AR37		
AF4	VSS_44	VSS_125	AR38		
AG10	VSS_45	VSS_126	AR4		
AG11	VSS_46	VSS_127	AR5		
AG13	VSS_47	VSS_128	AT29		
AG29	VSS_48	VSS_129	AT30		
AG30	VSS_49	VSS_130	AT6		
AG6	VSS_50	VSS_131	AU10		
AG7	VSS_51	VSS_132	AU11		
AG8	VSS_52	VSS_133	AU12		
AH12	VSS_53	VSS_134	AU33		
AH33	VSS_54	VSS_135	AU34		
AH34	VSS_55	VSS_136	AU6		
AH35	VSS_56	VSS_137	AU7		
AH36	VSS_57	VSS_138	AU8		
AH6	VSS_58	VSS_139	AU9		
AJ1	VSS_59	VSS_140	AV37		
AJ13	VSS_60	VSS_141	AV38		
AJ2	VSS_61	VSS_142	AW1		
AJ3	VSS_62	VSS_143	AW12		
AJ37	VSS_63	VSS_144	AW2		
AJ38	VSS_64	VSS_145	AW29		
AJ4	VSS_65	VSS_146	AW3		
AJ5	VSS_66	VSS_147	AW30		
AJ6	VSS_67	VSS_148	AW4		
W4	VSS_68	VSS_149	U6		
W5	VSS_69	VSS_150	V12		
Y10	VSS_70	VSS_151	V29		
Y11	VSS_71	VSS_152	V30		
Y13	VSS_72	VSS_153	A14		
Y14	VSS_73	VSS_154	AD7		
Y37	VSS_74	VSS_155	V6		
Y38	VSS_75	VSS_156	W1		
Y7	VSS_76	VSS_157	W12		
Y8	VSS_77	VSS_158	W2		
Y9	VSS_78	VSS_159	W3		
AK29	VSS_79	VSS_160	W33		
AK30	VSS_80	VSS_161	W34		
	VSS_81	VSS_162			







CML-H_BGA1440
6 OF 13

UC1G			BJ15		
AW5	VSS_163	VSS_244	BJ15		
AY12	VSS_164	VSS_245	BJ22		
AY33	VSS_165	VSS_246	BJ25		
AY34	VSS_166	VSS_247	BJ29		
B9	VSS_167	VSS_248	BJ30		
BA10	VSS_168	VSS_249	BJ31		
BA11	VSS_169	VSS_250	BJ32		
BA12	VSS_170	VSS_251	BJ33		
BA37	VSS_171	VSS_252	BJ34		
BA38	VSS_172	VSS_253	BJ35		
BA6	VSS_173	VSS_254	BJ36		
BA7	VSS_174	VSS_255	BK13		
BA8	VSS_175	VSS_256	BK14		
BA9	VSS_176	VSS_257	BK15		
BB1	VSS_177	VSS_258	BK18		
BB12	VSS_178	VSS_259	BK22		
BB2	VSS_179	VSS_260	BK25		
BB29	VSS_180	VSS_261	BK29		
BB3	VSS_181	VSS_262	BK6		
BB30	VSS_182	VSS_263	BL13		
BB4	VSS_183	VSS_264	BL14		
BB5	VSS_184	VSS_265	BL18		
BB6	VSS_185	VSS_266	BL19		
BC12	VSS_186	VSS_267	BL20		
BC13	VSS_187	VSS_268	BL21		
BC14	VSS_188	VSS_269	BL22		
BC33	VSS_189	VSS_270	BL29		
BC34	VSS_190	VSS_271	BL33		
BC6	VSS_191	VSS_272	BL36		
BD10	VSS_192	VSS_273	BL38		
BD11	VSS_193	VSS_274	BL6		
BD12	VSS_194	VSS_275	BM11		
BD37	VSS_195	VSS_276	BM12		
BD6	VSS_196	VSS_277	BM13		
BD7	VSS_197	VSS_278	BM14		
BD8	VSS_198	VSS_279	BM18		
BD9	VSS_199	VSS_280	BM2		
BE1	VSS_200	VSS_281	BM21		
BE2	VSS_201	VSS_282	BM22		
BE29	VSS_202	VSS_283	BM23		
BE3	VSS_203	VSS_284	BM24		
BE30	VSS_204	VSS_285	BM25		
BE4	VSS_205	VSS_286	BM26		
BE5	VSS_206	VSS_287	BM27		
BE6	VSS_207	VSS_288	BM28		
BF12	VSS_208	VSS_289	BM29		
BF33	VSS_209	VSS_290	BM3		
BF34	VSS_210	VSS_291	BM33		
BF5	VSS_211	VSS_292	BM35		
BG12	VSS_212	VSS_293	BM38		
BG14	VSS_213	VSS_294	BM5		
BG37	VSS_214	VSS_295	BM6		
BG38	VSS_215	VSS_296	BM7		
BG6	VSS_216	VSS_297	BM8		
BH1	VSS_217	VSS_298	BM9		
BH10	VSS_218	VSS_299	BN12		
BH11	VSS_219	VSS_300	BN14		
BH12	VSS_220	VSS_301	BN18		
BH14	VSS_221	VSS_302	BN19		
BH2	VSS_222	VSS_303	BN2		
BH3	VSS_223	VSS_304	BN20		
BH4	VSS_224	VSS_305	BN21		
BH5	VSS_225	VSS_306	BN24		
BH6	VSS_226	VSS_307	BN29		
BH7	VSS_227	VSS_308	BN30		
BH8	VSS_228	VSS_309	BN31		
BH9	VSS_229	VSS_310	BN34		
U6	VSS_230	VSS_311	P38		
T3	VSS_231	VSS_312	P6		
T33	VSS_232	VSS_313	R12		
T34	VSS_233	VSS_314	R29		
T4	VSS_234	VSS_315	AY14		
T5	VSS_235	VSS_316	BD38		
T7	VSS_236	VSS_317	R30		
T8	VSS_237	VSS_318	N8		
T9	VSS_238	VSS_319	T10		
U37	VSS_239	VSS_320	T11		
U38	VSS_240	VSS_321	T12		
U39	VSS_241	VSS_322	T13		
BJ12	VSS_242	VSS_323	T14		
BJ14	VSS_243	VSS_324			






CML-H_BGA1440
7 OF 13

UC1H			F15		
BN4	VSS_325	VSS_409	F15		
BN7	VSS_326	VSS_410	F17		
BP12	VSS_327	VSS_411	F19		
BP14	VSS_328	VSS_412	F21		
BP18	VSS_329	VSS_413	F23		
BP21	VSS_330	VSS_414	F25		
BP24	VSS_331	VSS_415	F27		
BP25	VSS_332	VSS_416	F29		
BP26	VSS_333	VSS_417	F31		
BP29	VSS_334	VSS_418	F36		
BP33	VSS_335	VSS_419	F4		
BP34	VSS_336	VSS_420	F5		
BP7	VSS_337	VSS_421	F8		
BR12	VSS_338	VSS_422	F9		
BR14	VSS_339	VSS_423	G10		
BR18	VSS_340	VSS_424	G12		
BR21	VSS_341	VSS_425	G14		
BR24	VSS_342	VSS_426	G16		
BR25	VSS_343	VSS_427	G18		
BR26	VSS_344	VSS_428	G20		
BR29	VSS_345	VSS_429	G22		
BR34	VSS_346	VSS_430	G24		
BR36	VSS_347	VSS_431	G26		
BR7	VSS_348	VSS_432	G28		
BT12	VSS_349	VSS_433	G4		
BT14	VSS_350	VSS_434	G5		
BT18	VSS_351	VSS_435	G6		
BT21	VSS_352	VSS_436	G8		
BT24	VSS_353	VSS_437	G9		
BT26	VSS_354	VSS_438	H11		
BT29	VSS_355	VSS_439	H12		
BT32	VSS_356	VSS_440	H18		
BT5	VSS_357	VSS_441	H22		
C11	VSS_358	VSS_442	H25		
C13	VSS_359	VSS_443	H32		
C15	VSS_360	VSS_444	H35		
C17	VSS_361	VSS_445	J10		
C19	VSS_362	VSS_446	J18		
C21	VSS_363	VSS_447	J22		
C23	VSS_364	VSS_448	J32		
C25	VSS_365	VSS_449	J33		
C27	VSS_366	VSS_450	J36		
C29	VSS_367	VSS_451	J4		
C31	VSS_368	VSS_452	J7		
C37	VSS_369	VSS_453	K1		
C5	VSS_370	VSS_454	K10		
C8	VSS_371	VSS_455	K11		
C9	VSS_372	VSS_456	K2		
D10	VSS_373	VSS_457	K3		
D12	VSS_374	VSS_458	K38		
D14	VSS_375	VSS_459	K4		
D16	VSS_376	VSS_460	K5		
D18	VSS_377	VSS_461	K7		
D20	VSS_378	VSS_462	K8		
D22	VSS_379	VSS_463	K9		
D24	VSS_380	VSS_464	L29		
D26	VSS_381	VSS_465	L30		
D28	VSS_382	VSS_466	L33		
D3	VSS_383	VSS_467	L34		
D30	VSS_384	VSS_468	M12		
D33	VSS_385	VSS_469	M13		
D6	VSS_386	VSS_470	N10		
D9	VSS_387	VSS_471	N11		
E34	VSS_388	VSS_472	N12		
E35	VSS_389	VSS_473	N2		
E38	VSS_390	VSS_474	N3		
E4	VSS_391	VSS_475	N33		
E9	VSS_392	VSS_476	N34		
N3	VSS_393	VSS_477	N4		
N33	VSS_394	VSS_478	N5		
N34	VSS_395	VSS_479	N6		
N4	VSS_396		N7		
N5	VSS_397	VSS_A3	N8		
N6	VSS_398	VSS_A34	N9		
N7	VSS_399	VSS_A4	P12		
N8	VSS_400	VSS_B3	P17		
N9	VSS_401	VSS_B37	P33		
P12	VSS_402	VSS_BR38	M14		
P37	VSS_403	VSS_BT3	M6		
BT3	VSS_404	VSS_BT35	N1		
M14	VSS_405	VSS_BT36	F11		
M6	VSS_406	VSS_BT4	F13		
N1	VSS_407	VSS_C2			
F11	VSS_408	VSS_D38			
F13					

CML-H_BGA1440
8 OF 13














SPSGP0	0	SATAGP0	0=SATA	1=PCIE
SPSGP1	1	M2_SLOT3_PEDET	0=SATA	1=PCIE
SPSGP3	1	M2_SLOT5_PEDET	0=SATA	1=PCIE
SPSGP4	1	M2_SLOT4_PEDET	0=SATA	1=PCIE





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2016/01/01				Title			
Deciphered Date				2017/01/01				CML PCH(2/9)PCIE,DMI,USB			
Size				Document Number				Rev			
Custom				LA-J171P				1.0			
Date				Wednesday, August 26, 2020				Sheet			
				15				of 104			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.







CFL-H PDG rev0.5 4.7uF x1
CRB-H rev0.7 0.1uF x1, 1uF x1




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	CML PCH(8/9)PWR CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J171P
				Date	Wednesday, August 26, 2020
				Sheet	21 of 104
				Rev	1.0




JDIMM2 STD Type H=5.2

<8.23> DOR_A_CB[0..7] <<>
 <8.23> DOR_A_DQS[0..3] <<>
 <8.23> DOR_A_DQS[0..3] <<>
 <8.23> DOR_A_DQS[4..7] <<>
 <8.23> DOR_A_DQS[4..7] <<>
 <8.23> DOR_A_D[0..63] <<>
 <8.23> DOR_A_MA[0..13] <<>




Layout Note:
Place near JDIMM2.258



DIMM Select

	SA0	SA1	SA2
DIMM2	0	0	0
DIMM4	0	1	0
DIMM1	1	0	0
DIMM3	1	1	0




<18.23,25,26,79> DOR_XDP_WAN_SMBCLK <<> <18.23,25,26,79>
 <8.23> DOR_A_CB[0..7] <<>
 <8.23> DOR_A_DQS[0..3] <<>
 <8.23> DOR_A_DQS[0..3] <<>
 <8.23> DOR_A_DQS[4..7] <<>
 <8.23> DOR_A_DQS[4..7] <<>
 <8.23> DOR_A_D[0..63] <<>
 <8.23> DOR_A_MA[0..13] <<>


<8.23> DOR_A_CB[0..7] <<>
 <8.23> DOR_A_DQS[0..3] <<>
 <8.23> DOR_A_DQS[0..3] <<>
 <8.23> DOR_A_DQS[4..7] <<>
 <8.23> DOR_A_DQS[4..7] <<>
 <8.23> DOR_A_D[0..63] <<>
 <8.23> DOR_A_MA[0..13] <<>

<8.23> DOR_A_CB[0..7] <<>
 <8.23> DOR_A_DQS[0..3] <<>
 <8.23> DOR_A_DQS[0..3] <<>
 <8.23> DOR_A_DQS[4..7] <<>
 <8.23> DOR_A_DQS[4..7] <<>
 <8.23> DOR_A_D[0..63] <<>
 <8.23> DOR_A_MA[0..13] <<>


CONN_LIST0704



JDIMM3 STD Type H=4




Layout Note:
Place near JDIMM3.258







DIMM Select


	SA0	SA1	SA2
DIMM2	0	0	0
DIMM4	0	1	0
DIMM1	1	0	0
* DIMM3	1	1	0




CONN_LIST0704



-12V MEM		+12V MEM	
0	1	VSS1	VSS2
1	2	D05	D06
2	3	VSS4	VSS5
3	4	D01	D02
4	5	D03	D04
5	6	D09	D10
6	7	D08	D07
7	8	D05	D06
8	9	D02	D03
9	10	D01	D04
10	11	D09	D10
11	12	D08	D07
12	13	D05	D06
13	14	D02	D03
14	15	D01	D04
15	16	D09	D10
16	17	D08	D07
17	18	D05	D06
18	19	D02	D03
19	20	D01	D04
20	21	D09	D10
21	22	D08	D07
22	23	D05	D06
23	24	D02	D03
24	25	D01	D04
25	26	D09	D10
26	27	D08	D07
27	28	D05	D06
28	29	D02	D03
29	30	D01	D04
30	31	D09	D10
31	32	D08	D07
32	33	D05	D06
33	34	D02	D03
34	35	D01	D04
35	36	D09	D10
36	37	D08	D07
37	38	D05	D06
38	39	D02	D03
39	40	D01	D04
40	41	D09	D10
41	42	D08	D07
42	43	D05	D06
43	44	D02	D03
44	45	D01	D04
45	46	D09	D10
46	47	D08	D07
47	48	D05	D06
48	49	D02	D03
49	50	D01	D04
50	51	D09	D10
51	52	D08	D07
52	53	D05	D06
53	54	D02	D03
54	55	D01	D04
55	56	D09	D10
56	57	D08	D07
57	58	D05	D06
58	59	D02	D03
59	60	D01	D04
60	61	D09	D10
61	62	D08	D07
62	63	D05	D06
63	64	D02	D03
64	65	D01	D04
65	66	D09	D10
66	67	D08	D07
67	68	D05	D06
68	69	D02	D03
69	70	D01	D04
70	71	D09	D10
71	72	D08	D07
72	73	D05	D06
73	74	D02	D03
74	75	D01	D04
75	76	D09	D10
76	77	D08	D07
77	78	D05	D06
78	79	D02	D03
79	80	D01	D04
80	81	D09	D10
81	82	D08	D07
82	83	D05	D06
83	84	D02	D03
84	85	D01	D04
85	86	D09	D10
86	87	D08	D07
87	88	D05	D06
88	89	D02	D03
89	90	D01	D04
90	91	D09	D10
91	92	D08	D07
92	93	D05	D06
93	94	D02	D03
94	95	D01	D04
95	96	D09	D10
96	97	D08	D07
97	98	D05	D06
98	99	D02	D03
99	100	D01	D04
100	101	D09	D10
101	102	D08	D07
102	103	D05	D06
103	104	D02	D03
104	105	D01	D04
105	106	D09	D10
106	107	D08	D07
107	108	D05	D06
108	109	D02	D03
109	110	D01	D04
110	111	D09	D10
111	112	D08	D07
112	113	D05	D06
113	114	D02	D03
114	115	D01	D04
115	116	D09	D10
116	117	D08	D07
117	118	D05	D06
118	119	D02	D03
119	120	D01	D04
120	121	D09	D10
121	122	D08	D0






2 DP channels from GPU
(A & B & EDP)







PCIe x8 Lanes 0-7

PCIe x8 Lanes 8-15






X-Beam I/per pin=0.5A
I/per connector=0.75A

TBT/DP MUX1 PortA
TBT/DP MUX2 PortB
eDP MUX PortC




PEG CRX GTX P0	CV427	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P0
PEG CRX GTX N0	CV428	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N0
PEG CRX GTX P1	CV429	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P1
PEG CRX GTX N1	CV430	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N1
PEG CRX GTX P2	CV431	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P2
PEG CRX GTX N2	CV432	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N2
PEG CRX GTX P3	CV433	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P3
PEG CRX GTX N3	CV434	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N3
PEG CRX GTX P4	CV435	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P4
PEG CRX GTX N4	CV436	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N4
PEG CRX GTX P5	CV437	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P5
PEG CRX GTX N5	CV438	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N5
PEG CRX GTX P6	CV439	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P6
PEG CRX GTX N6	CV440	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N6
PEG CRX GTX P7	CV441	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P7
PEG CRX GTX N7	CV442	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N7
PEG CRX GTX P8	CV443	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P8
PEG CRX GTX N8	CV444	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N8
PEG CRX GTX P9	CV445	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P9
PEG CRX GTX N9	CV446	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N9
PEG CRX GTX P10	CV447	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P10
PEG CRX GTX N10	CV448	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N10
PEG CRX GTX P11	CV449	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P11
PEG CRX GTX N11	CV450	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N11
PEG CRX GTX P12	CV451	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P12
PEG CRX GTX N12	CV452	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N12
PEG CRX GTX P13	CV453	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P13
PEG CRX GTX N13	CV454	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N13
PEG CRX GTX P14	CV455	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P14
PEG CRX GTX N14	CV456	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N14
PEG CRX GTX P15	CV457	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX P15
PEG CRX GTX N15	CV458	2	1	0.22u	0201	8.3V9K	PEG CRX C GTX N15



FUNCTION TABLE		
A Input	OE Input	Y Output
L	L	L
H	H	H

Security Classification		Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date	2017/01/01
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			
Title	DELL CONFIDENTIAL/PROPRIETARY Compal Electronics, Inc. DGFF CONN.		
Rev	1.0	Document Number	LA-171P
Date	Wednesday, August 26, 2020	Sheet	27 of 104

UMA DGFF CON.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




DGFF CONN.

Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-J171P
				Date:	Wednesday, August 26, 2020
				Sheet	28 of 104
				Rev	1.0



```
PC1 = Output swing adjustment
L: default
H: +20%
M: -16.7%
```

Security Classification		Compal Secret Data		Compal Electronics, Inc. eDP MUX (PS8331)	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-J171P
				Date: Wednesday, August 26, 2020	Sheet 29 of 104
				Rev 1.0	



CPU

<9> CPU_DP2_P0
<9> CPU_DP2_N0
<9> CPU_DP2_P1
<9> CPU_DP2_N1
<9> CPU_DP2_P2
<9> CPU_DP2_N2
<9> CPU_DP2_P3
<9> CPU_DP2_N3

CPU_DP2_P0 CPU_DP2_N0 CPU_DP2_P1 CPU_DP2_N1 CPU_DP2_P2 CPU_DP2_N2 CPU_DP2_P3 CPU_DP2_N3

CV65 1 2 0.1U 0201 10V6K CPU_DP2_P0_C
CV66 1 2 0.1U 0201 10V6K CPU_DP2_N0_C
CV67 1 2 0.1U 0201 10V6K CPU_DP2_P1_C
CV68 1 2 0.1U 0201 10V6K CPU_DP2_N1_C
CV69 1 2 0.1U 0201 10V6K CPU_DP2_P2_C
CV70 1 2 0.1U 0201 10V6K CPU_DP2_N2_C
CV71 1 2 0.1U 0201 10V6K CPU_DP2_P3_C
CV72 1 2 0.1U 0201 10V6K CPU_DP2_N3_C

<19> PCH_DPC_HPD

<19> PCH_DPC_CTRL_CLK
<19> PCH_DPC_CTRL_DATA
<9> CPU_DP2_AUXP
<9> CPU_DP2_AUXN

PCH_DPC_CTRL_CLK PCH_DPC_CTRL_DATA CPU_DP2_AUXP CPU_DP2_AUXN

CV73 1 2 0.1U 0201 10V6K CPU_DP2_AUXP_C
CV74 1 2 0.1U 0201 10V6K CPU_DP2_AUXN_C

DP1_SW2_CFG0
DP1_SW2_PC10
DP1_SW2_PC11
DP1_SW2_PC20
DP1_SW2_PC21

CV60 1 2 0.1U 0201 10V6K CPU_DP2_AUXP_C
CV61 1 2 0.1U 0201 10V6K CPU_DP2_AUXN_C

DP1_SW2_CFG0
DP1_SW2_PC10
DP1_SW2_PC11
DP1_SW2_PC20
DP1_SW2_PC21

CV60 1 2 0.1U 0201 10V6K CPU_DP2_AUXP_C
CV61 1 2 0.1U 0201 10V6K CPU_DP2_AUXN_C

DP1_SW2_CFG0
DP1_SW2_PC10
DP1_SW2_PC11
DP1_SW2_PC20
DP1_SW2_PC21

CV60 1 2 0.1U 0201 10V6K CPU_DP2_AUXP_C
CV61 1 2 0.1U 0201 10V6K CPU_DP2_AUXN_C

DP1_SW2_CFG0
DP1_SW2_PC10
DP1_SW2_PC11
DP1_SW2_PC20
DP1_SW2_PC21

CV60 1 2 0.1U 0201 10V6K CPU_DP2_AUXP_C
CV61 1 2 0.1U 0201 10V6K CPU_DP2_AUXN_C

DP1_SW2_CFG0
DP1_SW2_PC10
DP1_SW2_PC11
DP1_SW2_PC20
DP1_SW2_PC21

CV60 1 2 0.1U 0201 10V6K CPU_DP2_AUXP_C
CV61 1 2 0.1U 0201 10V6K CPU_DP2_AUXN_C

DP1_SW2_CFG0
DP1_SW2_PC10
DP1_SW2_PC11
DP1_SW2_PC20
DP1_SW2_PC21

CV60 1 2 0.1U 0201 10V6K CPU_DP2_AUXP_C
CV61 1 2 0.1U 0201 10V6K CPU_DP2_AUXN_C

DP1_SW2_CFG0
DP1_SW2_PC10
DP1_SW2_PC11
DP1_SW2_PC20
DP1_SW2_PC21

TBT/MUX2

UMA DGFF

PCy0 (3 level input)	I	AUX interception disable for Port y (y = 1, 2). Internal pull down at ~150KΩ, 3.3V I/O; PCy0 = L: AUX interception enable, driver configuration is set by link training (default) H: AUX interception disable, driver output with fixed 800mV and 0dB M: AUX interception disable, driver output with fixed 400mV and 0dB Overwritten by I2C register in I2C Control Mode
PCy1 (3 level input)	I	Output swing adjustment for Port y (y = 1, 2). Internal pull down at ~150KΩ, 3.3V I/O; PCy0 = L: default H: +20% M: -16.7% Overwritten by I2C register in I2C Control Mode

Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V I/O
For Control Switching Mode (CFG0 = L):
SW = L: Port1 is selected (default)
SW = H: Port2 is selected

For Automatic Switching Mode (CFG0 = H): (By OUT1_HPD and OUT2_HPD)
SW = L: Port1 has higher priority when both ports are plugged (default)
SW = H: Port2 has higher priority when both ports are plugged

	H	L
CFG0	V	
SW		V

Programmable input equalization levels. Internal pull down at ~150KΩ, 3.3V I/O
PEQ =
L: default, LEQ, compensate channel loss up to 11.5dB @ HBR2
H: HEQ, compensate channel loss up to 14.5dB @ HBR2
M: LLEQ, compensate channel loss up to 8.5dB @ HBR2
Overwritten by I2C register in I2C Control Mode

DSC DGFF

CPU














MUX1

TBT/DP

SW	DP_GPU_SEL#
0	DGFF
1 (Default)	CPU

[Iny_E01,Iny_E00] =

- LL: Compensate channel loss up to 6 dB @ HBR3
- LM: Compensate channel loss up to 11 dB @ HBR3
- LH: Compensate channel loss up to 14 dB @ HBR3
- ML: Compensate channel loss up to 16 dB @ HBR3
- MM: Compensate channel loss up to 17 dB @ HBR3
- MH: Compensate channel loss up to 18 dB @ HBR3
- HL: Compensate channel loss up to 19 dB @ HBR3
- HM: Compensate channel loss up to 20 dB @ HBR3
- HH: Compensate channel loss up to 21 dB @ HBR3



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

MUX PS8461

Security Classification	Compal Secret Data	Deciphered Date	2017/01/01
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Site Custom	Document Number	LA-171P	Rev 1.0
Date:	Wednesday, August 26, 2020	Sheet	31 of 104

Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Title <i>Compal Electronics, Inc.</i>	
Deciphered Date		2017/01/01		DGPU	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Custom	LA-J171P
				Date:	Wednesday, August 26, 2020
				Sheet	32 of 104
				Rev	1.0

Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Title	
Deciphered Date		2017/01/01		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DGPU	
				Document Number	
				LA-J171P	
				Rev 1.0	
Date:		Wednesday, August 26, 2020		Sheet 33 of 104	

Reserve


Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	DGPU		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				Custom	LA-J171P	Rev	1.0
				Date: Wednesday, August 26, 2020			
				Sheet 34 of 104			

Reserve


Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Title	
Deciphered Date		2017/01/01		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date:		Rev	
2016/01/01		2017/01/01		LA-J171P	
Wednesday, August 26, 2020		Sheet		35 of 104	

Reserve





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	DGPU		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				Custom	LA-J171P	Rev	1.0
				Date: Wednesday, August 26, 2020			
				Sheet 36 of 104			



VGS max =1.4V Special for EC VTR3 rail 1.8V.



Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Compal Electronics, Inc.	
Deciphered Date		2017/01/01		DGFF DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		Rev	
Size		Document Number		1.0	
Custom		LA-J171P			
Date:		Wednesday, August 26, 2020		Sheet 37 of 104	



Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc. eDP / CAM / TS / IR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED OR SUBMITTED TO THE COMPETENT DIVISION OF TRADE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Page
				Order Number	1 of 1
				LA-171P	
				Date	
				Wednesday, August 26, 2020	
				Sheet	38 of 104

Reserve

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/01/01		Deciphered Date		2017/01/01		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						IR/TS/LCD Monitor		Size	
								Document Number	
								LA-J171P	
								Rev	
						Date:		Wednesday, August 26, 2020	
						Sheet		39 of 104	
								1.0	

Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01	Deciphered Date	Title	
			2017/01/01	HDMI2.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Wednesday, August 26, 2020
				Sheet	40 of 104

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT		
				Size	Document Number	Rev
				Custom	LA-J171P	1.0
				Date:	Wednesday, August 26, 2020	Sheet
						41 of 104











Table 12. Supported types of Flash Memory

Manufacturer	Type	Volume, Mbit	Supply, V
Giga Device	GD25Q80C	8.0	2.7-3.6
Giga Device	GD25Q80CTIG	8.0	3.3
EON	EN25Q80B	8.0	2.7-3.6
FMSH	FM25Q08	8.0	2.7-3.6
Macronix	MX25L8006EM11	8.0 (150mil, 8-SOP)	2.7-3.6
Winbond	W25Q80DL	8.0	2.3-3.6








The image contains two circuit diagrams for USB Power Share connections on a Type-C port2. Both diagrams show a USB Type-C port connected to a microcontroller (MCU) via a USB Type-C to micro-USB adapter. The top diagram is for USB_OC4 and the bottom for USB_OC5. Both diagrams show connections for VBUS, GND, and USB_ILIM1/2 to a USB Type-C port, with labels for USB_POWERSHARE_VBUS_EN# and CC05_VBUS_5V_ON#.

Top Diagram (USB_OC4):

- VBUS:** +20V VBUS_1 connected to VOUT1 (pin 1) and VOUT2 (pin 2) of the USB Type-C port. A 0.1uF 0201 10V capacitor is connected between VBUS_1 and GND.
- GND:** GND connected to EN_ILIM (pin 8) and EXP (pin 11) of the USB Type-C port. A 0.1uF 0201 10V capacitor is connected between GND and GND.
- USB_ILIM1:** USB_ILIM1 (pin 10) connected to USB_ILIM1 (pin 10) of the USB Type-C port.
- MCU:** USB_POWERSHARE_VBUS_EN# (pin 4) connected to USB_ILIM1 (pin 10) of the USB Type-C port. CC05_VBUS_5V_ON# (pin 5) connected to USB_ILIM1 (pin 10) of the USB Type-C port.
- Other:** FRS_OC4_R1_5 (pin 3) connected to FRS_OC4_R1_5 (pin 3) of the USB Type-C port. FRS_OC4_P1_2 (pin 1) connected to FRS_OC4_P1_2 (pin 1) of the USB Type-C port.

Bottom Diagram (USB_OC5):

- VBUS:** +20V VBUS_2 connected to VOUT1 (pin 1) and VOUT2 (pin 2) of the USB Type-C port. A 0.1uF 0201 10V capacitor is connected between VBUS_2 and GND.
- GND:** GND connected to EN_ILIM (pin 8) and EXP (pin 11) of the USB Type-C port. A 0.1uF 0201 10V capacitor is connected between GND and GND.
- USB_ILIM2:** USB_ILIM2 (pin 10) connected to USB_ILIM2 (pin 10) of the USB Type-C port.
- MCU:** USB_POWERSHARE_VBUS_EN# (pin 4) connected to USB_ILIM2 (pin 10) of the USB Type-C port. CC05_VBUS_5V_ON# (pin 5) connected to USB_ILIM2 (pin 10) of the USB Type-C port.
- Other:** FRS_OC5_R1_5 (pin 3) connected to FRS_OC5_R1_5 (pin 3) of the USB Type-C port. FRS_OC5_P1_2 (pin 1) connected to FRS_OC5_P1_2 (pin 1) of the USB Type-C port.






```

<58> CCG5_I2C_INT1# >>> CCG5_I2C_INT1
<31,58> CCG5_SMBDAT <<<>> CCG5_SMBDAT
<31,58> CCG5_SMBCLK <<<>> CCG5_SMBCLK

```

I2C_SLAVE TO COMMUNICATE
WITH EMBEDDED CONTROLLER





Mapping UT9, UT35 to modify ILIM table

RILIM (ohm)	ILIM(A)=(14300/RILIM)			CCG5_ILIM1# CCG5_ILIM2#
Min	Typ	Max		
3.84K	3.165	3.723	4.282	HIGH
7.68K	1.582	1.861	2.140	LOW

USB_ILIM2

USB_ILIM1



3,4 res

TUSB544	L6	L4	TUSB544 Equalizer config #1
TUSB544	L6	L5 - L7	Reserved for TUSB544 Equalizer config #2 & 3 reserved

Resistor values for MOD_ID settings are decided based on the table shown

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	TYPE-C_Port2-1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J171P
				Date:	Wednesday, August 26, 2020

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/01/01	Deciphered Date	2017/01/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TYPE-C_Port2-2	
		Size	Document Number	Rev 1.0	
		Custom	LA-J171P		
		Date:	Wednesday, August 26, 2020	Sheet	47

Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Title	
Deciphered Date		2017/01/01		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		LA-J171P		1.0	
		Date: Wednesday, August 26, 2020		Sheet 48 of 104	

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	TYPE-C_Port3-2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J171P
				Date:	Wednesday, August 26, 2020

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	TYPE-C_PWR Path
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J171P
Date:				Wednesday, August 26, 2020	Sheet 50 of 104

NGFF slot 1 Key E



SIM Card Push-Push



STATE #	CONFIG_0	CONFIG_1	CONFIG_2	CONFIG_3	Module Type
4	0	0	0	1	WWAN-USB3.1 Gen1

WWAN MIPI ANT DAT and WWAN MIPI ANT CLK


This max length guidance is practical level of definition

Security Classification				Compal Secret Data		DELL CONFIDENTIAL / PROPRIETARY	
Issued Date				Deciphered Date		Title	
2016/01/01				2017/01/01		WLAN (w/ CNVI) / WWAN <i>Compal Electronics, Inc.</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR RAD DEPARTMENT OF THE COMPANY TO ANY OTHER PERSON OR ENTITY BY COMPALELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT. IT MAY BE USED BY OR FOR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Date: LAJ-171P Version: WLANv01, August 26, 2020	
						Sheet: 52 of 104	

Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Title	
2016/01/01		2017/01/01		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		LA-J171P		1.0	
		Date: Wednesday, August 26, 2020		Sheet 53 of 104	

Card reader PCIE Redirver












Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Redriver-PI3EQX12902AZLE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date: Wednesday, August 26, 2020				Sheet 54	of 104












Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Title Compal Electronics, Inc.	
Deciphered Date		2017/01/01		PCIE device	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J171P
				Date:	Wednesday, August 26, 2020
				Sheet	55 of 104
				Rev	1.0


Internal Speakers Header



Place CA29 close to Codec
only Samsung, Taiyo, Murata can use




Global Headset
Universal Jack







Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc. Codec_AIC3281	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR ANY OTHER DEPARTMENT OR DIVISION AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- Number LA-771P	Rev 1.0
Issued: August 26, 2020				(Sheet 64 of 104	

Reserve

Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2016/01/01		Deciphered Date		2017/01/01		Title	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>						Audio Ampfilter		Document Number	
								LA-J171P	
								Date: Wednesday, August 26, 2020	
								Sheet 57 of 104	
								Rev 1.0	






RE343	CE62	REV
240K	4700p	Single Port ACE w/o AR
130K	4700p	Single Port ACE w/AR
62K	4700p	Dual Port ACE w/o AR
33K	4700p	Dual Port ACE w/AR
8.2K	4700p	Dual Port ACE (w/AR +w/o AR)
4.3K	4700p	
2K	4700p	
1K	4700p	

RE79	CE40	REV
240K	4700p	X00(EVT1.0)
130K	4700p	X01(DVT1.0)
62K	4700p	X01(DVT1.1)
33K	4700p	X02(DVT2.0)
8.2K	4700p	A00
4.3K	4700p	
2K	4700p	
1K	4700p	

RE300	CE47	REV
240K	4700p	***
130K	4700p	***
8.2K	4700p	15"
4.3K	4700p	17"
2K	4700p	***
1K	4700p	***




TypeC_ID rise time is measured from 5%~68%.

BOARD_ID rise time is measured from 5%~68%.


PANEL_ID rise time is measured from 5%~68%.

SIO IT8306




For I2C SAD+Read/Write patterns

Command	SAD[7:3]	ID[1]	ID[0]	R/W	SAD+R/W
Read	01000	0	0	1	01000001 (41h)
Write	01000	0	0	0	01000000 (40h)
Read	01000	0	1	1	01000011 (43h)
Write	01000	0	1	0	01000010 (42h)
Read	01000	1	0	1	01000101 (45h)
Write	01000	1	0	0	01000100 (44h)
Read	01000	1	1	1	01000111 (47h)
Write	01000	1	1	0	01000110 (46h)





Channel	Location
DP1/DN1	CPU OTP
DP1A/DN1A	CPU VR
DP2A/DN2A	M.2 2280
DP3/DN3	DIMM(TOP)
DP4/DN4	WWAN



DP1/DN1 for CPU OTP on QE3, place QE3 close to CPU and CE35 close to QE3.



DN1A/DP1A for CPU VR(PU1100) on QE26, place QE26 close to CPU and CE339 close to QE26

DP3/DN3 for SODIMM(TOP) on QE104, place QE104 close to SODIMM(TOP) and CE272 close to QE104



DN2A/DP2A for M.2 2280 on QE7, place QE7 close to JNGFF3 and CE46 close to QE7

DP4/DN4 for WWAN on QE6, place QE6 close to JNGFF1 and CE39 close to QE6



QE26, QE3, QE104, QE7, QE6 change from SB000008P00 to SB000013V00


DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data	
Issued Date	2016/01/01	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Title	Compal Electronics, Inc. EC MEC5106 SUPPORT	
Size	Custom	Document Number
Date	Wednesday, August 26, 2020	Rev 1.0
Sheet	59	of 104



Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Title	
2016/01/01		2017/01/01		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		LA-J171P		1.0	
Date:		Wednesday, August 26, 2020		Sheet 60 of 104	

Battery LED



Breath LED



LED Circuit Control Table

	LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

LEDs Controller

Security Classification	Compal Secret Data		
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Size	Document Number	Rev
Custom	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 62 of 104






Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	KB / TP / LED / LID
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				LA-171P	
				Date:	Wednesday, August 26, 2020
				Sheet	64 of 104


Reserve

Security Classification		Compal Secret Data				Compal Electronics, Inc.													
Issued Date		2016/01/01		Deciphered Date		2017/01/01		Title											
								HDD/ODD/FFS Conn											
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev							
								Custom		LA-J171P		1.0							
								Date:		Wednesday, August 26, 2020		Sheet		65		of		104	

For ST TPM





Accelerometer




DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc. TPM/USH/FP/ACC	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT TO ANY OTHER DIVISION OR R&D DEPARTMENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Rev 1.0
				Date: LA-171P Wednesday, August 26, 2020	Sheet 66 of 104




SSD NGFF slot_5 Key M



SLOT5 NO SATA so +,- different from SLOT4

PEDET	Module Type
0	SATA
1	PCIE

CONN_LIST0103A



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SSD SLOTS

Size	Document Number	Rev
Custom	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 68 of 104

Security Classification	Compal Secret Data		
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Reserve

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2016/01/01		Deciphered Date		2017/01/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						eMMC / UFS					
						Size		Document Number		Rev	
						Custom		LA-J171P		1.0	
						Date:		Wednesday, August 26, 2020		Sheet 69 of 104	


Card Reader PCIE Redriver Topology

MB

SD/B








To Card Reader & LED/B Conn



Place close to JSDB1 pin 19,20,21

Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J171P
				Date:	Wednesday, August 26, 2020
				Sheet	70 of 104
				Rev	1.0



Reserve

Security Classification		Compal Secret Data				Compal Electronics, Inc.						
Issued Date	2016/01/01		Deciphered Date	2017/01/01		Title	USB2/USB3 TYPEA					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev				
						Custom	LA-J171P	1.0				
						Date:	Wednesday, August 26, 2020		Sheet	72	of	104

Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Title	
Deciphered Date		2017/01/01		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Custom		LA-J171P	
		Date:		Wednesday, August 26, 2020	
		Sheet		73 of 104	
				Rev	
				1.0	

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	Dock		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		
				Custom	LA-J171P	Rev	1.0
				Date:	Wednesday, August 26, 2020	Sheet	74 of 104


Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		2016/01/01		Title	
Deciphered Date		2017/01/01		USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-J171P
				Date:	Wednesday, August 26, 2020
				Sheet	75 of 104
				Rev	1.0



Reserve

Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Title	
2016/01/01		2017/01/01		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
		Custom		1.0	
Date:		Wednesday, August 26, 2020		Sheet 76 of 104	



DGFF FAN




CPU FAN




Power Switch for debug




Fiducial Mark




WWAN Clip



TBT Crystal Clip



PCH Crystal Clip



Layout Dell logo



COPYRIGHT 2017
ALL RIGHT RESERVED
REV: X00
PWB: XXXXX
DATE: 1707-03

PCB 2V7 LA-J171P REV0 M/B 2 S

Part Number	Description
DAC00010000	PCB 2V7 LA-J171P REV0 M/B 2 S

Power CKT: 0108

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Cover


Size	Document Number	Rev
Custom	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 77 of 104

Security Classification	Compal Secret Data		
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


+1.2V_RUN Source




+1.8V_RUN Source




+3.3V_ALW_PCH Source




Power Control for LAN




+3.3V_RUN /+5V_RUN Source




+1.8V_PRIM discharge circuit




Discharge Circuit




Power Control for M.2 SLOT3 & WWAN




Power Control for M.2 slot 4. Source Power Control for M.2 slot 5. Source



1. IF RE106 depop, RE108 pop then depop RZ539
RE107 depop, RE109 pop then depop RZ538
2. IF RE106 pop, RE108 depop then pop RZ539
RE107 pop, RE109 depop then pop RZ538




Power Control for WLAN











Security Classification		Compal Secret Data		DELL CONFIDENTIAL/PROPRIETARY	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2016/01/01		2017/01/01		Power Control	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number LA-171P	
Date: Wednesday, August 28, 2020		Sheet 78 of 104		Rev 1.0	

Pin 1 to 20 connection diagram for the Intel Management Engine Test Suite. The diagram shows a 20-pin connector with pins numbered 1 to 20. Pin 1 is JAPST. Pins 2-10 are labeled with signals and voltage levels: 2: <18,42.59> SIO_SLP_S3# +3.3V_ALW_PCH, 3: 1, 4: <18> SIO_SLP_S5# +3.3V_ALW, 5: <11,18.68> SIO_SLP_S4# (pin 5 is crossed out), 6: <18> SIO_SLP_A# (pin 6 is crossed out), 7: +3.3V_ALW, 8: 2, 9: PCH_RTCRST# (pin 9 is crossed out), 10: 3, 11: <59,66.77> POWER_SW# MB#, 12: 4, 13: <15,18> SYS_RESET# (pin 13 is crossed out), 14: <18,66> SIO_SLP_S0# (pin 14 is crossed out), 15: 5, 16: 6, 17: 7, 18: 8, 19: 9, 20: GND_2. A CONN# label is at the bottom right. The diagram is labeled 'Intel Management Engine Test Suite' at the bottom left and 'ACES_50506-01B01-P01' at the bottom right.



LPC 80Port Debug	LPC	ESPI
1	+3.3V_RUN	+3.3V_RUN
2	+3.3V_RUN	+3.3V_RUN
3	LPC_LAD0	ESPI_I00
4	LPC_LAD1	ESPI_I01
5	LPC_LAD2	ESPI_I02
6	LPC_LAD3	ESPI_I03
7	LPC_FRAME#	ESPI_CS#
8	PCH_PLTRST#	NA
9	GND	GND
10	LPC_CLOCK	ESPI_CLK







Reserve


Security Classification		Compal Secret Data				Compal Electronics, Inc.								
Issued Date		2016/01/01		Deciphered Date		2017/01/01		Title						
								Google Debug & INAs						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev 1.0				
								Custom	LA-J171P					
								Date:	Wednesday, August 26, 2020		Sheet	80	of	104



Compal Electronics, Inc.		
Title		
Reserve		
Size	Document Number	Rev
	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 81 of 104

[illegible]


+19.5VB



+3V_ALWP

+5V_ALWP

+19.5VB



5V_ALW
TDC 5.8A
Peak Current 6.53 A
Current limit :10A
TYP MAX
Choke DCR 14.0mohm , 16.0mohm

EN1 and EN2 don't floating


DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPANY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
File			
5V ALW/3V ALW			
Size	Document Number		Rev
	LA-J171P		1.0
Date:	Wednesday, August 26, 2020		
	Sheet	86 of 104	




DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
5V_ALW R/3V_ALW R		
File	Document Number	Rev 1.0
Date: Wednesday, August 26, 2020	Sheet 87 of 104	



0.6Volt +/- 5%
TDC 1.05A
Peak Current 1.5A
OCP Current 1.8A


DDR GPIO output voltage table

XMP_1.35V_SEL#	DDR output
0	+1.35V
1	+1.235V

+1.2V_MEM (+1.235V)
Ripple voltage -
Static load 3% / Dynamic load 5%
TDC 11.2A
Peak Current 16A
OCP current 19.9A

	TYP	MAX
H/S Rds(on)	5.2mohm	8mohm
L/S Rds(on)	2.6mohm	3mohm
Choke DCR	5.5mohm	
Bulk cap ESR	9mohm	
Switching Frequency:	533kHz	

Mode	S3	S5	+1.2V_MEM	+V_DDR_REF	+0.6V_P
S5	L	L	off	off	off
S3	L	H	on	on	off (Hi-Z)
S0	H	H	on	on	on



Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

$V_{out} = 0.6V * (1 + R_{up}/R_{down})$


2.5Volt
TDC 2.218A
Peak Current 3.168A
Current Limit: 3.5A

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
12VP/0.6V/2.5V			
LA-J171P			
Date:	Wednesday, August 26, 2020	Sheet	88 of 104



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




+1.0VS_VCCIO(0.95V)
 TDC 4.48 A
 Peak Current 6.4 A
 OCP Current 7.6 A
 MAX
 Choke DCR 14.0mohm

proximal
 PR303 0ohm PR306 100ohm PR310 100ohm







remote
 PR303 100ohm PR306 0ohm PR310 0ohm




1.8V_PRIM
 TDC 0.25A
 Peak Current 0.358A
 OCP Current 3.5A



+1.05V_PRIM
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 290kHz
 TDC 6.3A
 Peak Current 9A
 OCP current 11.3A
 TYP
 H/S Rds(on) 15.3mohm , 20mohm
 L/S Rds(on) 6.8mohm , 8.2mohm
 Choke DCR Max 15mohm
 Bulk cap ESR 9mohm







Place close to n-side, L-side MOS
in VCCGT first phase


 COP VISION CON TROL INC.	Compal Electronics, Inc.			
	Title			
	VCORE controller			
	LA-J171P			
	Size	Document Number		Rev
	Date	Wednesday, August 26, 2020		Sheet 90 of 104

PC1221/PC1222/PC1241/PC1242
Put at MOS backside

PC1210/PC1211/PC1231/PC1232
Depop



Security Classification		Compal Secret Data		Title	
Issued Date	2016/01/08	Deciphered Date	2017/01/06	+VCC CORE	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OF R&D WITHOUT BEING REKEYED BY COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION NOR THE INFORMATION CONTAINING MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size	Document Number
				LA-1717P	Rev 1.0
Date:				Wednesday, August 26, 2020	Sheet 91 of 104



PC1705
Put at MOS backside
PC1704/PC1804/PC1805
Depop

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC GT/+VCC SA	
Size		Document Number		Rev	
Date		Wednesday, August 26, 2020		Sheet 92 of 104	

+VCC_CORE


VCC_CORE H82/H62/H42 (performance)

470uF X4
47uF_0603 X 33
10uF_0402 X 32
1uF_0201 X 45

VCC_CORE H62/H42 (baseline)


470uF X4
47uF_0603 X 8
22uF_0603 X 12
10uF_0603 X 10
10uF_0402 X 32
1uF_0201 X 48

Cancel




+VCC_GT


VCC_GT
470uF X1
22uF_0603 X 13
10uF_0402 X 10
1uF_0201 X 12




+VCC_SA

VCC_SA
220uF X1
22uF_0603 X 4 (VR output)
22uF_0603 X 6
10uF_0402 X 7
1uF_0201 X 1





	Compal Electronics, Inc.		
	Reserve		
	Size	Document Number	Rev
Date: Wednesday, August 26, 2020		Sheet 94 of 104	1.0



Compal Electronics, Inc.		
Title		
Reserve		
Size	Document Number	Rev
	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 95 of 104



Compal Electronics, Inc.		
Title		
Reserve		
Size	Document Number	Rev
	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 96 of 104



Compal Electronics, Inc.		
Title		
Reserve		
Size	Document Number	Rev
	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 97 of 104



Compal Electronics, Inc.		
Title		
Reserve		
Size	Document Number	Rev
	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 98 of 104



Compal Electronics, Inc.		
Title		
Reserve		
Size	Document Number	Rev
	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 99 of 104



Compal Electronics, Inc.		
Title		
Reserve		
Size	Document Number	Rev
	LA-J171P	1.0
Date:	Wednesday, August 26, 2020	Sheet 100 of 104

Version Change List (P. I. R. List)

Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	88	POWER	9/19	COMPAL	For XMP3600, need use 1.35V_ DDR to support this function	add voltage switch circuit PR211~PR216/PC214~PC215/PQ201	0.2(X01)
2	93	POWER	9/19	COMPAL	H62/H42 CPU decoupling reduce for intel SPEC, reserve 0201 MLCC	add PC1447/PC1448/PC1449	0.2(X01)
3	84	POWER	9/25	COMPAL	For RTC detect issue ,change circuit	change circuit and PR64/PR83 change to 1M	0.2(X01)
4	84	POWER	10/7	COMPAL	For RF request , add MLCC on battery input side	add PC31/PC32/PC33	0.2(X01)
5	86	POWER	10/7	COMPAL	For RF request , add MLCC on 5V input side and output side	add PC134/PC135/PC136/PC137/PC138 on input PC139/PC140/PC141/PC142 on output	0.2(X01)
6	90	POWER	10/7	COMPAL	Follow Load line test, change VR IC parameter for FAE suggestion	Change PR1107/PR1127 to 1.74K PR1132/PR1135 to 25.5K PR1123 to 2.49K,PR1142 to 165K	0.2(X01)
7	85	POWER	10/22	COMPAL	charger IC change to new IC for ARD define part	Change PU700 from SA000080M00 to SA0000D7R10	0.2(X01)
8	83	POWER	10/22	COMPAL	RTC detect circuit change resister for meeting with TDC	Change PR83 to 1K , PR64 to 10M	0.2(X01)
9	85	POWER	11/27	COMPAL	For MODS , need to reduce 3.3V power consumption	Change PR720 to 200K from 20K PR721 to 31.6K from 3.16K PR725 to 100K from 10K PR726 to 12.7K from 1.27K	0.3(X01)
10	82	POWER	11/27	COMPAL	For MODS , need to reduce 3.3V power consumption	Change PR19 to 100K from 10K	0.3(X01)
11	89	POWER	11/27	COMPAL	For DIDT requet , change source to meet HBM >500	Change PQ800 to SB000010S00 from SB00000H800 PQ801 to SB000016F00 from SB000010U00	0.3(X01)
12	84	POWER	11/27	COMPAL	Align with EMI , change Bead to H=1.1	Change from SM010006680 to SM010009C80	0.3(X01)
13	83	POWER	11/27	COMPAL	For UVP Improve , add circuit to aviod turn on MOS after system short to GND	add PQ2113 PD3004/PD3005/PD3006 PR3027/PR3028/PR3029/PR3030/PR3031/PR3032	0.3(X01)
14	85	POWER	11/29	COMPAL	For EMI team request , add ISN choke on charger input side	remove Bead PL700/PL702 SM01000U600 add ISN choke PL700 SH00000Z200	0.3(X01)
15	90	POWER	1/14	COMPAL	For Psys setting , adjust resister to meet Psys voltage	change PR1153 from 17.8K to 35.7K	0.4(X02)
16	83	POWER	2/14	COMPAL	1.To reduce leakage current on S5 DC mode,adjust resister value 2. To fix OVP issue with IOGEAR, adjust parameter to increase delay time	1. PR3017 from 237K to 1M PR3015 from 84.5K to 332K 2. PR2047/PR2051 from 287K to 499K PR2059/PR2060 from 82.5Kto 97.6k PR2048/PR2050 from 137K to 115K PR2061/PR2062 from 84.5 to 42.2K PC2021/PC2025 from 2.2uF to 10uF	0.4(X02)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

Title		PWR PIR
Size	Document Number	LA-J171P
Date	Wednesday, August 26, 2020	Rev 1.0
Sheet	101	of 104

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request	Issue Description	Solution Description	Rev.
1	58	HW	2019/08/22	Compal	Support EC inform PCH ROM TOP SWAP function	Add RE847 between UH1.AW29 and UE1.M8.	0.2 (X01)
2	52	HW	2019/08/22	DELL	BT_RADIO_DIS#_R change to PCH control from EC	Pop RZ301, depop RZ300	0.2 (X01)
3	43	HW	2019/08/22	INTEL	Vender review feedback	Depop RT554	0.2 (X01)
4	16	HW	2019/08/22	Compal	Align NB_MLK_PCIE_CLKREQ# PU change to 20Kohm for reduce power consumption	RH123, RH124, RH126, RH127, RH128, RH129, RH130, RH131, RH132, RH133, RH134 change to 20Kohm(SD043200280) from 10Kohm(SD043100280)	0.2 (X01)
5	56	HW	2019/08/22	Compal	Align NB_MLK_RA18 change to 100Kohm for power consumption	RA18 change to 100Kohm(SD043100380) from 10Kohm(SD043100280)	0.2 (X01)
6	62	HW	2019/08/22	factory	Connector location reduce to under 6 character	JSDLED1 change to JSDB1	0.2 (X01)
7	71	HW	2019/08/26	Compal	Layout routing	Add RI101	0.2 (X01)
8	51	HW	2019/08/28	Compal	LAN Crystal down size	Add RL86, change location Y1 to YL1. change YL1 to SJ10000UH00(1206 size) from SJ10000E910(3225 size)	0.2 (X01)
9	71	HW	2019/08/29	Compal	Stable voltage rolling for USB charger	Add CI84 to UI1 pin1.	0.2 (X01)
10	59, 62	Buyers	2019/09/04	Compal	buyers cost plan	DE104, DE106, DE107, DZ12 change to SCS00006300 from SC100000S00.	0.2 (X01)
11	42	HW	2019/09/16	Compal	CRB"TR_DP_TI83_HOST_REF_DESIGN_R2V0"	Change @RT592 PU to +3.3V_TBT_S0	0.2 (X01)
12	17	HW	2019/09/16	Compal	PDG0.91 page 171	Pop RH640	0.2 (X01)
13	79	HW	2019/09/16	Compal	Incomplete replacement	Change DV11, DV12 to SCS00006300 from SCS00003700	0.2 (X01)
14	52	HW	2019/09/20	Compal	BT_RADIO_DIS# control by EC & PCH	Change DZ2 connect between BT_RADIO_DIS# and PCH_BT_RADIO_DIS#, pop RZ300, add reserve RZ302, remove RZ301, rename JNGFF1 pin54 to BT_RADIO_DIS#.	0.2 (X01)
15	58	HW	2019/09/20	Compal	WLAN module's EC_BT_RADIO_DIS# has internal PU	Depop RE11	0.2 (X01)
16	44	HW	2019/09/20	Compal	Adjust TYPE-C PWR switch ILIM(A)	Change RT585, RT587 to 7.68Kohm from 56Kohm, RT586, RT588 to 7.68Kohm from 64.9Kohm	0.2 (X01)
17	58	HW	2019/09/20	Compal	Change EC CPN	Change UE1 to SA0000CQ730 from SA0000CQ720	0.2 (X01)
18	19, 38	HW	2019/09/20	Compal	Follow Spyglass, TS_RST# has independent RESET# to PCH GPIO pin	Add TS_RST# to PCH GPP_D13 and connect to JIRTS1 pin2, add RZ303, RZ304	0.2 (X01)
19	71	ESD	2019/09/20	Compal	Follow ESD suggest to change ESD part main source	Change DI2, DI3 to SC600001600 from SCA00004300	0.2 (X01)
20	38	HW	2019/09/23	Compal	Follow NB_MLK add RC delay to +LCDVDD enable.	Add RV180, CV80	0.2 (X01)
21	59	HW	2019/09/23	Compal	Board_ID change to X01	Change RE79 to 130Kohm(SD028130380) from 240Kohm(SD028240380)	0.2 (X01)
22	77	ME	2019/10/03	Compal	SCREW HOLE	Change H7 to 2P8N, H9 to 2P8N, H24 to 7P0, H28 to 2P7, H20 to 2P3N.	0.2 (X01)
23	62	HW	2019/09/27	Compal	Adjust JSDB1 pin define to factory DFB		0.2 (X01)
24	70	HW	2019/09/27	Compal	Add PCIE GEN3 redriver for Card Reader	Add CR1~CR6, CR8, CR12, CR13, RR1~RR26, UR1	0.2 (X01)
25	51	Sourcer	2019/09/27	Compal	sourcer request	Change CL20, CL21 to 0.47uF_0402(SE00000WA00) from 0.47uF_0201.	0.2 (X01)
26	14	HW	2019/09/27	Compal	CRB"TR_DP_TI83_HOST_REF_DESIGN_R2V0"	Remove RH618, change RT593 pull up to +3.3V_TBT_S0.	0.2 (X01)
27	18	HW	2019/09/27	Compal	CML PDG1.0	Remove RH327	0.2 (X01)
28	18	HW	2019/09/27	Compal	Dynamic RTD3 support for WHL mobile platforms POV - V1.0	Change RH731 to 10Kohm(SD028100280) from 1Kohm.	0.2 (X01)
29	11, 14, 17, 18, 19, 27, 38	HW	2019/09/27	Compal	Align BH_MLK	Change RH319, RH734, RV8, RH72 to 100Kohm, Change RV812, RH400, RH401, RH731 to 10Kohm, Remove RV806, Change RZ543 PWR rail to +1.8V_PRIM_PCH	0.2 (X01)
30	10	HW	2019/09/27	Compal	CML PDG1.0	Remove CC272, CC568	0.2 (X01)
31	56	ESD	2019/09/27	Compal	ESD request	Change CA1, CA4 connect between LA11.2/LA10.2 and JHP1.4/JHP1.3.	0.2 (X01)
32	42	HW	2019/10/01	Compal	vHPD and vPRO docking support	Depop RT619, RT620 (vHPD), pop RT641, RT642 (vPRO docking)	0.2 (X01)
33	51	EMI	2019/10/01	Compal	EMI request	Change RL71~RL78 to 15ohm(SD00001QG80) from 0ohm.	0.2 (X01)
34	77	DFB	2019/10/03	Compal	DFB request to change Clip to one unit.	Remove Clip6~Clip9.	0.2 (X01)
35	52	HW	2019/10/01	Compal	CML-H platform met black screen issue with CNVi or AX201 WLAN	Change RZ378 to 10Kohm(SD043100280) from 100Kohm.	0.2 (X01)
36	19	HW	2019/10/01	Compal	New feature: CPU_XMP_DET and XMP_PWR select.	Add RH900, RH901 for CPU_XMP_DET, add XMP_1.35V_SEL# for XMP_PWR switch.	0.2 (X01)
37	31	EC	2019/10/01	Compal	UV67 I2C address clash with PD.	Add RV11, RV12, QV32 and I2C share with USH/EXPENSOR	0.2 (X01)
38	65	HW	2019/10/03	Compal	DFB request	Change UZ12 footprint to ST33HTPH2032AHCI_VQFN32_5X5	0.2 (X01)
39	17	Sourcer	2019/10/03	Compal	Sourcer request for muti source.	Change RH874, RH884 to SD000012A80 from SD000012AZ0.	0.2 (X01)
40	58	HW	2019/10/03	Compal	Only reserve support EC inform PCH ROM TOP SWAP function	Depop RE847	0.2 (X01)
41	27, 38	Sourcer	2019/10/03	Compal	Sourcer request	Change DV32, DV33, DV34, DV37, DV39, DV42, DV43, DV44, DV45, DV46, DV47, DV48 to SCS00000Z00 from SCS00005T00.	0.2 (X01)
42	38	ESD	2019/10/08	Compal	ESD request	Add DZ3, DZ4, DZ7, DZ10	0.2 (X01)
43	70	Vender	2019/10/04	Pericom	TX AC cap. location close at redriver output side(AOP and AON) is better.	Change RR23, RR24 (0ohm) to CR7, CR9 (0.22uF).	0.2 (X01)
44	51	HW	2019/10/07	Compal	544506 i219 checklist rev1.2	Change location CL7 to CL280, CL280 to CL7, and CL7, CL28 connect to +3.3V_LAN_OUT	0.2 (X01)
45	52	DELL	2019/10/07	Customer	BT_RADIO_DIS# reserve diode for co-lay on RZ300	Add DZ16 colay on RZ300.	0.2 (X01)
46	38	HW	2019/10/07	Compal	Reserve 0.01uF_0402 to LCDVDD load switch input.	Add CV17 to UV24 pin5.	0.2 (X01)
47	52	HW	2019/10/07	Compal	CNVi's RST and CLKREQ levelshift circuit modify	Del RZ378, QZ17, RZ376, RZ381, QZ18, depop RZ377, add RZ827, QZ27, UZ1, UZ2	0.2 (X01)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

EE P.I.R -01



Size	Document Number	Rev
	LA-J171P	1.0

Date: Wednesday, August 25, 2020 Sheet 102 of 104

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request	Issue Description	Solution Description	Rev.
48	38	HW	2019/10/09	Compal	Remove RF choke cloay circuit to aviod impedance discontinuous	Remove RV921~RV928,LV14~LV17	0.2 (X01)
49	51	HW	2019/10/09	Compal	Align NB_MLK to follow CML-U_RVP rev2.0	Change CL3 to 22uF (SE00000M000) from 10uF.	0.2 (X01)
50	14	HW	2019/10/16	Compal	PDG1.0 P.337	Depop RH613,RH614	0.2 (X01)
51	52, 58	HW	2019/10/16	Compal	BT_RADIO_DIS#_R routing to PCH and EC through diode	Pop DZ16, RE11, depop RZ300	0.2 (X01)
52	70	HW	2019/10/16	Compal	Adjust Card reader PCIE GEN3 redriver setting	Pop RR2, RR3 (TX EQ=Max), RR4, RR5 (RX EQ=Max), RR8, RR9 (Output swing=1120)	0.2 (X01)
53	38	HW	2019/10/25	Compal	ESD request	Pop DZ7, DZ10	0.2 (X01)
54	18	HW	2019/11/18	Compal	Audio chip can't detect about RF component	Remove CH71	0.3 (X01)
55	71	DFB	2019/11/18	Compal	choke colay 0402 R cause open soldering, need change to colay 0201 R.	Change RI60, RI61, RI68, RI70 to 0201 size from 0402 size.	0.3 (X01)
56	38	HW	2019/11/21	Compal	Add soft start to touch screen power control pin	Remove RV546, add RV400, change CV635 connect between +3.3V_RUN and QV8.2, change RV6.2 connect to +3.3V_RUN from +5V_RUN	0.3 (X01)
57	67, 68	ME	2019/11/21	Compal	Change NGFF connector type for user insert /remove SSD card more easily.	Change JNGFF3, JNGFF5 to LOTES_APCI0604-P001A_75P-T from LOTES_YPCI0020-P001A_75P	0.3 (X01)
58	59	HW	2019/11/22	Compal	Board ID	Change RE79 to 62Kohm (SD028620280) from 130Kohm.	0.3 (X01)
59	66	HW	2019/11/26	Compal	Avoid voltage leakage for No FPR or disable FPR function	Add DZ17 between FPR_RST# and FPR_RST#_USH and change RZ1494 to 0603 size and depop it for colay with DZ17.	0.3 (X01)
60	52	HW	2019/11/26	Compal	Solve material single source issue	Change CZ324 to 0402 from 0201	0.3 (X01)
61	38	HW	2019/12/2	Compal	Sync up touch and BL function BL on-->touch function enable BL off-->touch function disable	Add DV4, reserve RV13	0.3 (X01)
62	20, 37, 38, 43, 58, 66	HW	2019/11/29	Compal	FET change component to meet customer spec (HBM>500)	Change QT2, QT3 to SB00001SU00 from SB000006000 Change QV26, QV45, QZ25 to SB00001L800 from SB00000QP00 Change QE15, QH7, QV8, QZ1 to SB00001L800 from SB00000T900 Change QT10 to SB00001ST00 from SB00001GQ00 Change QV1 to SB00001SE00 from SB000008S80	0.3 (X01)
63	66	HW	2019/12/5	Compal	TPM change to ST33HTPH2X32AHD4	Change UZ12 to SA0000CY010 from SA0000CY000	0.3 (X01)
64	17, 58	HW	2019/12/16	Compal	Align BH	depop RH310, RE561	0.3 (X01)
65	77	HW	2019/12/24	Compal	ADD screw hole	Add H29 (H_3P7x0P8N)	0.4 (X02)
66	78	HW	2020/1/8	Compal	SSD power off protect	Add SW4	0.4 (X02)
67	59	HW	2020/1/8	Compal	Board ID	Change RE79 to 33Kohm (SD028330280) from 62Kohm.	0.4 (X02)
68	37	HW	2020/1/15	Compal	FET change component to meet customer spec (HBM>500)	Change QZ20 to SB00001SP10 from SB000010O00	0.4 (X02)
69	67, 68	HW	2020/1/15	Compal	Connector list 0103A	Change JNGFF3/JNGFF5 to BELLW_SD-80159-1881 from LOTES_APCI0604-P001A	0.4 (X02)
70	51	HW	2020/1/15	Compal	LAN EA	Change RL71, RL72, RL73, RL74, RL75, RL76, RL77, RL78 to 2.2ohm (SD000017H00) from 15ohm.	0.4 (X02)
71	77	RF	2020/1/17	Compal	ADD EMI spring	Add SP1, SP2	0.4 (X02)
72	38	ESD	2020/1/20	Compal	ESD request	Depop DZ3, DZ4	0.4 (X02)
73	18	HW	2020/2/21	Compal	Fix Audio lost	Depop CH268, pop CA76	0.4 (X02)
74	42	HW	2020/2/25	Compal	Reserve TBT physical HPD	Depop RT641, RT642, pop RT619, RT620.	0.4 (X02)
75	79	HW	2020/2/25	Compal	Reduce power consumption	Change RV625 to 100Kohm (SD028100380) from 47Kohm.	0.4 (X02)
76	59	HW	2020/3/18	Compal	Board ID	Change RE79 to 8.2Kohm (SD028820180) from 33Kohm.	1.0 (A00)
77	18, 52, 66, 71	HW	2020/3/18	Compal	Modify colay part to cover green paint avoid component shift when SMT.	Change RZ13, RZ14, RI49, RI50, RI75, RI77, RI91, RI92, RI95, RI96, RI93, RI94, RZ15, RZ16, RI71, RI73, RI60, RI61, RI68, RI70, DH1, DH2, RZ1494 footprint to add -NPM.	1.0 (A00)
78	29	HW	2020/3/23	Compal	0.4 pitch QFN Symbol modify for SMT solder lack risk.	Change UV64 footprint to PS8331BQFN60GTR-A0_QFN60_5X9 from PS8331BQFN60GTR-A0_QFN60_5X9-S	1.0 (A00)
79	63	HW	2020/4/1	Compal	DC-S5 RTC power rail leakage fix.	Depop DE106, DE107, CE71, CE72, CE73, QE19, RE842, RE843, RE844	1.0 (A00)
80	79	HW	2020/4/1	Compal	Default ME enable for MP.	Depop SWME1, RH101. pop RH100.	1.0 (A00)
81	77	HW	2020/4/1	Compal	Depop debug component for MP.	Depop SW3.	1.0 (A00)
82	58	HW	2020/4/2	Compal	EC change to sign EC for MP	Change UE1 to SA0000CQ740 from SA0000CQ730.	1.0 (A00)
83	38	HW	2020/5/8	Compal	for HDR600 panel power consumption support	Change FZ2 to SP04000AZ00 from SP040007G00.	1.0 (A00)
84	38, 79	HW	2020/8/26	Compal	BITS463365 PRTS_RT15] Sharp UHD_5785V_SUT will found LED behavior abnormal (2A8W)	Change FZ2 to SP040009U00 from SP04000AZ00, RV623 to SD028100280 from SD028100380, RV624 to SD028100380 from SD028100480.	1.0 (A00)

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

EE P.I.R -01

Size	Document Number		Rev
	LA-J171P		
Date: Wednesday, August 26, 2020		Sheet 103 of 104	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Item	Page#	Title	Date	Request	Issue Description	Solution Description	Rev.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
	Title		
	EE P.I.R -01		
	Size	Document Number	Rev
		LA-J171P	1.0
Date:	Wednesday, August 26, 2020		Sheet 104 of 104